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I
T is well known that bipolar transistors exhibit lower noise and higher speed performance as compared to MOSFET's. However, MOS devices have lower power dissipation, higher packing density, and can operate at very low currents. Hybridmode devices, employing lateral pnp BJT in a pMOS structure, have been able to capitalize on the advantages of both type of devices. Hybrid-mode devices can also be referred to as devices in the Bi-MOS structure.
Hybrid-mode devices have received much attention in the past due to their high-performance and their availability without any additional processing steps [1] - [5] . In recent years, they have received renewed interest and have been frequently employed in CMOS/BiCMOS digital circuits for low-voltage applications [6] - [8] , as well as in analog circuits [9] . An analytical model for deep submicrometer pMOSFET's operating in a hybrid-mode environment has been reported [10] . However, the earlier model caters for quite a narrow range of technologies (0.4-0.7 m) and did not address the effect of temperature on the hybrid-mode device performance. Its prediction for the ratio of the lateral bipolar current to the principal MOS current when the channel length scales to sub-half-micrometer (at room temperature and under highlevel injection) has been verified in the present work. This work takes into consideration also the additional punchthrough implants in the well that accompanied scaling to suppress short-channel effects.
In this work, the interdependencies between temperature, scaling, the different biases, the threshold voltage and the various current components that flow in the hybrid mode have been investigated and the findings incorporated into the analytical equations. The model caters for a wide range of technologies (0.25-1.0 m) and biases, and it is based on experimental data obtained from 0.25-m process wafers. The significance of this work arises from the fact that it accounts for the realistic operating conditions of hybrid-mode devices.
The paper is organized as follows. In Section II, we describe how the devices are fabricated. Sections III-VI outline the models of the threshold voltage, the space-charge current, the lateral bipolar current and the MOS current respectively. Section VII summarizes the effect of temperature on the device transconductance and the output conductance.
II. DEVICE FABRICATION
The transistors used in our study have been fabricated using the 0.25-m process flow. To counter short-channel effects, the dual-doped polysilicon gate approach utilizing surface pchannel transistors has been adopted. The retrograde twin-well process has been used to improve the isolation and increase the packing density. Transistor sizes ranging from 20 m down to 0.25 m are available for characterization.
The transistor formation begins with the deposition of a thick resist to cater for high energy well implants. The retrograde n-well for the p-transistors is formed by the implantation of phosphorus (2e13 cm 490 keV) tilted at 7 to minimize channeling effects [11] . The n-well junction depth is about 1 m with a sheet rho of approximately 675 Following that is the p-channel punchthrough implant (5e12 cm 140 keV) and the p-channel threshold adjust implant (3e12 cm 70 keV). A 50Å nitrided (N O) gate oxide is next grown. The N O gate oxide prevents the diffusion of dopants from the p polysilicon gate into the silicon. After the polysilicon gate definition, boron diflouride (BF ) p-LDD implant (2e14 cm 20 keV) is subsequently carried out. The p-LDD junction depth is approximately 0.075 m. Next, LDD spacers are formed by the deposition of a 1500Å tetraethylorthosilane (TEOS) liner, followed by anisotropic etchback. The p source and drain regions are formed using BF (3e15 cm 30 keV) for shallower junction formation and anneal using a short thermal cycle. The p junction depth is approximately 0.15 m with a sheet rho of approximately 100
Note that for surface p-channel transistors, the polysilicon gate is initally undoped but will be heavily p-doped during the p-LDD, source and drain implants. The wafers have been processed to metal layer 1, etched and sent for electrical characterization. The device currents were extracted using the HP4142 semiconductor parametric analyzer interfaced with ICCAP version 5.0 in a HP workstation. The wafers were placed inside the micro-chamber of a Cascade probing system and the chamber temperature controlled to within 0.1 C using the Temptronics temperature controller. Fig. 1 shows an annotated SEM photomicrograph of the cross section of one of the devices fabricated.
III. THE THRESHOLD VOLTAGE MODEL
The threshold voltage model is formulated by extending the classical long-channel threshold voltage to account for shortchannel effects that occur with the scaling of technology. The effects included are 1) charge-sharing, 2) drain-induced barrier lowering (DIBL), and 3) forward source-body effects. The experimental threshold voltages have been obtained using the transconductance peak method [12] .
The proposed threshold voltage model including shortchannel effects and temperature variations is given by and are in kelvins, and and are in micrometers. is the threshold voltage at zero drain and body biases and it contains the charge-sharing factor [13] , [14] to account for the lowering of the threshold voltage due to termination of the built-in field by the overlapping depletion regions of the source and drain junctions. The effective source-drain and source-body voltages represent the reduction in the applied voltages due to the LDD regions [15] .
The DIBL factor and the forward source-body effect factor have been modeled using the methodology outlined in [10] and they are given by (2) (3) is in micrometers. The experimentally extracted DIBL factor showed its insensitivity to temperature. A similar finding has been reported in [16] . The forward source-body effect factor has also been found to be a weak function of temperature (experimental data to justify this will be shown later). Hence the device threshold voltage is modeled using two components: the first encompassing the various short-channel effects at room temperature, where is the ambient room temperature, and the second is the temperature compensation term.
The effect of scaling coupled with DIBL and forward source-body effects at two different temperatures is shown in Fig. 2 . The threshold rolloff for m is due to the severe charge-sharing effect of very short-channel devices. The graph reaffirms that the DIBL effect and the forward sourcebody effect are rather insensitive to temperature. The plot of the threshold voltage against temperature depicted in Fig. 3 also supports the latter claim. It can also be seen that the threshold voltage changes linearly with temperature for the two different channel lengths. It decreases with temperature due to Fermi level shifts [17] . Figs. 4 and 5 illustrate the match of the analytical threshold voltage model with the experimental data for the range of source-drain and source-body biases considered in the experiment.
The threshold voltage shift at room temperature is shown in Fig. 6 . This shift is defined as (4) Fig. 6 records the percentage contribution of and to the room temperature threshold voltage shift respectively for each technology. For m, at large source-drain bias and forward source-body bias, the DIBL effect and the forward source-body effect have approximately equal contributions in the reduction of the threshold voltage. But for m, the DIBL effect is nonexistent and the forward source-body effect is the sole cause for the lowering of the threshold voltage.
The temperature-dependent threshold voltage shift is depicted in Fig. 7 .
is obtained by finding the difference between the threshold voltages at V and V for each temperature, and is found by subtracting the threshold voltage for each temperature from that at for a particular The data for confirms that the forward source-body effect is a weak function of temperature. The data for reveals that the threshold voltage shift due solely to temperature is linear over the range of temperatures concerned.
IV. THE SPACE-CHARGE CURRENT MODEL
Due to the close proximity of the source and drain regions of deep submicrometer devices, the depletion regions of the two reverse-biased p-n junction can spread and eventually touch each other giving rise to punchthrough condition. For very short-channel devices, carriers from the source can surmount the source-body barrier height by thermionic emission and then be swept across from the source to the drain by the strong longitudinal electric field, hence constituting to space-charge current flow.
The space-charge current has been extracted using the methodology outlined in [10] and modeled as a function of temperature by [17] - [20] (5a) (5b) and are in kelvins. The empirical parameter is found to be exponentially increasing with temperature. is the average sum of the effective channel lengths taken near the Si/SiO interface and at the extreme of the gate depletion region.
It has been found that the space-charge component is not negligible for the quarter-micron devices as it will contribute to a static power dissipation. Fig. 8 illustrates the effect of varying the source-drain bias and temperature on the spacecharge current for quarter-micron devices. The source-drain bias has a modulating effect on the space-charge current flow. The temperature increment accelerates thermionic emission, which in turn results in a higher space-charge current flow. Fig. 9 shows that the space-charge current increases more than three decades of current when the temperature increases from (5c) 223 to 398 K. However, a slight decrease in the analytical value of the space-charge current can be observed at room temperature. This is due to the two competing exponential terms in the equation [see (5e) and (5f)]. The intrinsic carrier concentration, increases with temperature, whereas the term decreases with temperature. As a result, there is an unexpected peak in at room temperature. This phenomenon will affect all other current components, as well as the conductances.
V. THE LATERAL BIPOLAR CURRENT MODEL
Under forward source-body bias, high source-drain bias and for very short-channel lengths, lateral bipolar action occurs beneath the channel region [9] . Rofail and Yeo [10] have explained the need to model this secondary current component and have modeled the lateral bipolar current using a modified transport equation. This model has been extended in the present work to quarter-micron devices and the effect of temperature variations taken into consideration as follows:
is in kelvins, and is in micrometers. is a semiempirical factor encompassing the effects of source-drain and source-body biases, device technology, and temperature. At room temperature, it approaches unity at high source-drain and source-body biases and for shorter channel lengths. When the temperature increases from 223 to 398 K, decreases gradually from the unity asymptote.
Increasing the source-drain bias has a modulating effect on the lateral bipolar current as illustrated in Fig. 10 . Fig. 11 shows that the bipolar current increases exponentially with temperature such that at higher temperatures and larger sourcebody biases, the lateral bipolar current is comparable to the principal MOS current. For V and K, the ratio of the experimental lateral bipolar current to the experimental MOS current is approximately 1/16. This phenomenon can be explained by the fact that an increase in the operating temperature will cause 1) the intrinsic carrier densities to increase, 2) the bandgap energies to decrease, and 3) the carrier mobility to decrease. The first two effects overwhelm the last thus resulting in an overall increase in the lateral bipolar current with temperature. Furthermore, it has been reported in [1] that the injection barrier for holes in a hybrid-mode lateral BJT is given by (7) Equation (7) suggests that the hole injection barrier in hybrid-mode devices decreases with temperature. Fig. 12 depicts the effect of temperature coupled with scaling on the lateral bipolar gain, which is defined by Lateral Bipolar Gain (8) is the collector current of the lateral pnp transistor, whereas is the base current. The gain is fractional because of the addition of the p-channel punchthrough implant during the transistor formation. This implant will impede the flow of carriers in the vicinity of the active region by increasing the rate of recombination. However, the implant is necessary to suppress short-channel effects in 0.25-m CMOS process. 
VI. THE MOS CURRENT MODEL
Much work has already been done to model the effect of temperature on the carrier mobility of MOSFET's [21] - [23] . The piecewise MOS current model employed in [10] has been extended to quarter-micron devices with the temperature effects taken into consideration. The recent work on a temperature-dependent MOSFET inversion layer carrier mobility model for device and circuit simulation [24] has been adopted to account for the major scattering mechanisms in the MOSFET inversion layer. This is given by (9a) where
is in kelvins. Fig. 13 demonstrates that a reasonably good agreement between the experimental data and the analytical model of the MOS current has been achieved for a wide range of technology in the triode and saturation regions for temperatures of 223 and 398 K. Fig. 14 illustrates that the MOS current decreases with temperature. In the triode region, devices with channel lengths of 0.25 and 1.0 m show approximately equal enhancement (2-4 A/K) of the drain current when the temperature reduces from 398 K to 223 K. This is due to the common sensitivity of the carrier mobility to temperature. In the saturation region, although the saturation velocity is relatively insensitive to temperature and has been reported to increase by only 30% [17] , the effect of a greater reduction in the electrical channel length of the MOS current, for m results in approximately 6 A/K increase in the MOS current with lower temperature. In retrospect, the gradual decline in the MOS current with temperature can be compensated for by the exponential increase in the lateral bipolar current shown earlier in Fig. 11 . At higher temperatures and larger source-body bias, the bipolar current will have approximately the same order of magnitude as the MOS current, thereby complimenting the MOS current in enhancing the overall device performance.
VII. THE DEVICE PARAMETERS

A. The Device Transconductance
For a MOSFET operating in a hybrid-mode environment, its device transconductance can be written as (10a) 
The expressions for the derivatives are shown in Appendix A. Fig. 15 shows the effect of temperature on in the triode and saturation regions for m and m. The plot shows that of the quarter-micron device increases by approximately 2.2 and 1.5 A/K in the saturation and triode regions respectively, when the temperature reduces from 398 K to 223 K. For m, the respective rates are 1.5 A/K and 0.67 A/K. This is in agreement with the explanation stated in the previous section for the variation of the MOS current with temperature. Fig. 16 illustrates the variation of with temperature. As evident from the graph, in general increases with temperature. Furthermore in the triode region is larger than in the saturation region. This is because in the triode region the output resistance is relatively smaller, hence the drain current has a strong dependence on both the drain and the body potentials. In the saturation region, when the velocity of the carriers start to saturate, this dependence begins to diminish.
B. The Device Output Conductance
The output conductance of a MOSFET operating in a hybrid-mode environment is given by at constant (11a)
The expressions for the derivative are shown in Appendix B.
The effect of temperature on in the triode and saturation regions for m and m is shown in Fig. 17 . The results reveal that scaling the channel length to 0.25 m increases the saturation output conductance by approximately 1 order of magnitude. This is due to the nonsaturation of the drain current for the quarter-micron devices and is desirable in digital applications for faster switching. On the other hand, the lowering of temperature brings about very minimal increase in the saturation output conductance for m.
VIII. CONCLUSIONS
A model has been presented to account for the various shortchannel effects and the influence of temperature on pMOS-FET's in a Bi-MOS structure fabricated using the 0.25-m CMOS process. It caters for a wide range of technologies and biases.
The threshold voltage has been modeled as two components: one which includes short-channel effects and another being the temperature compensation term. The threshold voltage decreases with temperature due to Fermi level shifts. DIBL and forward source-body effects have been found to be weak functions of temperature. The forward source-body effect dominates for m, whereas both the DIBL effect and the forward source-body effect are comparable for m. The threshold voltage shifts linearly with temperature. Both the space-charge and the lateral bipolar currents have been found to be direct exponential functions of temperature. On the contrary, the MOS current decreases linearly with temperature. Hence, operating the transistor at higher temperature would mean degrading the MOS current and greater leakage at zero gate bias. On the other hand, elevated temperatures are able to increase the lateral bipolar current to approximately the same order of magnitude as the principal MOS current. For V and K, the ratio of the experimental lateral He is currently with Chartered Semiconductor Manufacturing Ltd, Singapore, working on CMOS technologies for high-frequency applications. His research interests include the characterization and modeling of deep submicrometer devices for lowvoltage, low-power applications and both active and passive components for high-frequency applications. 
